IEEE Transactions on Very Large Scale Integration Systems 12(12):1277–1283 Jas A, Krishna CV, Touba NA (2004) Weighted pseudorandom hybrid BIST. Asia and South Pacific Design Automation Conf., pp 5. 2006) A routability constrained scan chain ordering technique for test power reduction. 2004) Techniques for finding Xs in test sequences for sequential circuits and applications to test length/power reduction. Higami Y, Kobayashi S, Takamatsu Y, Kajihara S (Nov. 1999) A test vector inhibiting technique for low energy BIST design. Girard P, Guiller L, Landrault C, Pravossoudovitch S (Apr. In IEEE 2000 First International Symp., pp 173–179. 2000) Low power testing of VLSI circuits: problems and solutions. IEEE Quality of Electronic Design Symp., pp 708–714. 2009) Markov source based test length optimized SCAN-BIST architecture. VLSI Testing Symp., pp 29–34.įarooqi A, Gale RO, Reddy SM, Nutter B, Monico C (Mar. 2000) Low power BIST via non-linear hybrid cellular automata. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22(3):363–370Ĭorno F, Rebaudengo M, Reorda MS, Squillero, Violante M (Apr. In IEEE Test Symp., pp 178–183.Ĭhen J-J, Yang C-K, Lee K-J (2003) Test pattern generation and clock disabling for simultaneous test time and power reduction. 2004) Weighted pseudo-random BIST for n-detection of single stuck-at faults. 19th IEEE International Defect and Fault Tolerance in VLSI Systems Symp., pp 314-315.Ĭhaowen Y, Reddy SM, Pomeranz I (Nov. 2004) First level hold: a novel low-overhead delay fault testing technique. Sixth International utality of Electronic Design Symp., pp 453-458.īhunia S, Mahmoodi H, Raychowdhury A, Roy K (Oct. 2005) Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning.
IEEE Transactions on Very Large Scale Integration Systems 13(3):384–395īhunia S, Mahmoodi H, Ghosh D, Roy K (Mar.
IEEE Computer society Annual Symp., pp 281–284.īhunia S, Mahmoodi H, Ghosh D, Mukhopadhyay S, Roy K (2005) Low-power scan design using first-level supply gating. 2004) Scan cell ordering for low power BIST. IEEE Test Symp., pp 1013–1021.īellos M, Bakalis D, Nikolos D (Feb. 2002) Pseudo random patterns using Markov sources for scan BIST. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28(5):755–759īasturkmen NZ, Reddy SM, Pomeranz I (Oct. Wiley-Interscience Publication.Ību-Issa AS, Quigley SF (2009) Bit-swapping LFSR and scan-chain ordering: a novel technique for peak-and average-power reduction in scan-based BIST. Abramovici M, Breuer M, Freidman A (1990) Digital systems testing and testable design.